Shelving buffer
From Wikipedia, the free encyclopedia
A shelving buffer is a technique used in computer processors to increase the efficiency of superscalar processors. It allows for multiple instructions to be dispatched at once regardless of the data dependencies between those instructions. This allows for out-of-order execution to occur which increases the throughput of the microprocessor.
This article includes a list of references, related reading, or external links, but its sources remain unclear because it lacks inline citations. (October 2019) |