ARM Cortex-A17

From Wikipedia, the free encyclopedia

The ARM Cortex-A17 is a 32-bit processor core implementing the ARMv7-A architecture, licensed by ARM Holdings. Providing up to four cache-coherent cores, it serves as the successor to the Cortex-A9 and replaces the previous ARM Cortex-A12 specifications.[2] ARM claims that the Cortex-A17 core provides 60% higher performance than the Cortex-A9 core, while reducing the power consumption by 20% under the same workload.[1]

Quick Facts General information, Designed by ...
ARM Cortex-A17
General information
Designed byARM Holdings
Performance
Max. CPU clock rate1.25 GHz  to 2.75 GHz 
Cache
L1 cache
  • 3264 KiB instruction
  • 32 KiB data[1]
L2 cache256 KiB8 MiB[1] (configurable L2 cache controller)
Architecture and classification
Instruction setARMv7-A
Physical specifications
Cores
  • 14, can be combined with less powerful A7 cores in a big.LITTLE configuration[1]
History
PredecessorsARM Cortex-A12
ARM Cortex-A9
Close

ARM renamed Cortex-A12 to a variant of Cortex-A17 since the second revision of the A12 core in early 2014, because these two were indistinguishable in performance and all features available in the A17 were used as upgrades in the A12.[3][4]

New features of the Cortex-A17 specification, not found in the Cortex-A9 specification, are all improvements from the third-generation ARM Cortex-A, which also includes the Cortex-A7 and Cortex-A15:[3]

Modern Linux kernel implementations will report and support the above features thus :

processor       : 3
model name      : ARMv7 Processor rev 1 (v7l)
BogoMIPS        : 48.00
Features        : half thumb fastmult vfp edsp thumbee neon vfpv3 tls vfpv4 idiva idivt vfpd32 lpae evtstrm
CPU implementer : 0x41
CPU architecture: 7
CPU variant     : 0x0
CPU part        : 0xc0d
CPU revision    : 1

See also

References

Loading related searches...

Wikiwand - on

Seamless Wikipedia browsing. On steroids.