processor executing one instruction in minimal clock cycles From Wikipedia, the free encyclopedia
A reduced instruction set computing (acronym RISC pronounced risk), represents a CPU design method to simplify instructions which "do less" but provide higher performance by making instructions execute very fast.
RISC was developed as an alternative to what is now known as CISC. However, there are CPU designs other than RISC and CISC. Some examples are VLIW, MISC, OISC, massive parallel processing, systolic array, reconfigurable computing, and dataflow architecture.
The main feature of a RISC processors is a small core logic which allows designers to increase the number of the register set and increase internal parallelism using one of the following methods:
Other features, which are typically found in RISC architectures are:
Well known RISC processors include Alpha, ARC, ARM, AVR, MIPS, PA-RISC, PIC, Power Architecture (including PowerPC), SuperH, and SPARC.
Seamless Wikipedia browsing. On steroids.
Every time you click a link to Wikipedia, Wiktionary or Wikiquote in your browser's search results, it will show the modern Wikiwand interface.
Wikiwand extension is a five stars, simple, with minimum permission required to keep your browsing private, safe and transparent.