VerilogCSP
From Wikipedia, the free encyclopedia
In integrated circuit design, VerilogCSP [1] is a set of macros added to Verilog HDL to support Communicating Sequential Processes (CSP) channel communications. These macros are intended to be used in designing digital asynchronous circuits. VerilogCSP also describes nonlinear pipelines and high-level channel timing properties, such as forward and backward latencies, minimum cycle time, and slack.
 | This article includes a list of general references, but it lacks sufficient corresponding inline citations. (May 2013) |
External links
References
Wikiwand - on
Seamless Wikipedia browsing. On steroids.