Top Qs
Timeline
Chat
Perspective

Puma (microarchitecture)

Microarchitecture by AMD From Wikipedia, the free encyclopedia

Remove ads

The Puma Family 16h is a low-power microarchitecture by AMD for its APUs. It succeeds the Jaguar as a second-generation version, targets the same market, and belongs to the same AMD architecture Family 16h. The Beema line of processors are aimed at low-power notebooks, and Mullins are targeting the tablet sector.

Quick Facts General information, Launched ...
Remove ads
Remove ads

Design

Summarize
Perspective

The Puma cores use the same microarchitecture as Jaguar, and inherits the design:

Instruction set support

Like Jaguar, the Puma core has support for the following instruction sets and instructions: MMX, SSE, SSE2, SSE3, SSSE3, SSE4a, SSE4.1, SSE4.2, AVX, F16C, CLMUL, AES, BMI1, MOVBE (Move Big-Endian instruction), XSAVE/XSAVEOPT, ABM (POPCNT/LZCNT), and AMD-V.[1]

Improvements over Jaguar

  • 19% CPU core leakage reduction at 1.2V[3]
  • 38% GPU leakage reduction
  • 500 mW reduction in memory controller power
  • 200 mW reduction in display interface power
  • Chassis temperature aware turbo boost[4]
  • Selective boosting according to application needs (intelligent boost)
  • Support for ARM TrustZone via integrated Cortex-A5 processor
  • Support for DDR3L-1866 memory[5]
Remove ads

Puma+

AMD released a revision of the Puma microarchitecture, Puma+, which is integrated into the Carrizo-L APU platform.

Features

APU features table

Processors

Desktop/Mobile (Beema)

More information Family, Model ...

Tablet (Mullins)

More information Family, Model ...
Remove ads

References

Loading content...
Loading related searches...

Wikiwand - on

Seamless Wikipedia browsing. On steroids.

Remove ads